Skip to content

Commit f6d7c1b

Browse files
Karl Beldancomputersforpeace
authored andcommitted
mtd: nand: davinci: Reinitialize the HW ECC engine in 4bit hwctl
This fixes subpage writes when using 4-bit HW ECC. There has been numerous reports about ECC errors with devices using this driver for a while. Also the 4-bit ECC has been reported as broken with subpages in [1] and with 16 bits NANDs in the driver and in mach* board files both in mainline and in the vendor BSPs. What I saw with 4-bit ECC on a 16bits NAND (on an LCDK) which got me to try reinitializing the ECC engine: - R/W on whole pages properly generates/checks RS code - try writing the 1st subpage only of a blank page, the subpage is well written and the RS code properly generated, re-reading the same page the HW detects some ECC error, reading the same page again no ECC error is detected Note that the ECC engine is already reinitialized in the 1-bit case. Tested on my LCDK with UBI+UBIFS using subpages. This could potentially get rid of the issue workarounded in [1]. [1] 28c015a ("mtd: davinci-nand: disable subpage write for keystone-nand") Fixes: 6a4123e ("mtd: nand: davinci_nand, 4-bit ECC for smallpage") Cc: <[email protected]> Signed-off-by: Karl Beldan <[email protected]> Acked-by: Boris Brezillon <[email protected]> Signed-off-by: Brian Norris <[email protected]>
1 parent a93295a commit f6d7c1b

File tree

1 file changed

+3
-0
lines changed

1 file changed

+3
-0
lines changed

drivers/mtd/nand/davinci_nand.c

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -240,6 +240,9 @@ static void nand_davinci_hwctl_4bit(struct mtd_info *mtd, int mode)
240240
unsigned long flags;
241241
u32 val;
242242

243+
/* Reset ECC hardware */
244+
davinci_nand_readl(info, NAND_4BIT_ECC1_OFFSET);
245+
243246
spin_lock_irqsave(&davinci_nand_lock, flags);
244247

245248
/* Start 4-bit ECC calculation for read/write */

0 commit comments

Comments
 (0)