Skip to content

Commit 67ca29a

Browse files
doki-nordicgalak
authored andcommitted
dts: nrf: Expand nRF DTS to support ARM TrustZone CryptoCell 310
Commit introduces support for ARM TrustZone CryptoCell 310 for Nordic Semiconductor nRF SoCs in device tree. Signed-off-by: Dominik Kilian <[email protected]>
1 parent de24cd6 commit 67ca29a

File tree

4 files changed

+100
-0
lines changed

4 files changed

+100
-0
lines changed

dts/arm/nordic/nrf52840.dtsi

Lines changed: 15 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -174,6 +174,21 @@
174174
interrupt-names = "wdt";
175175
label = "WDT";
176176
};
177+
178+
cryptocell: crypto@5002a000 {
179+
compatible = "nordic,nrf-cc310";
180+
reg = <0x5002A000 0x1000>;
181+
label = "CRYPTOCELL";
182+
status = "ok";
183+
#address-cells = <1>;
184+
#size-cells = <1>;
185+
cryptocell310: crypto@5002b000 {
186+
compatible = "arm,cryptocell-310";
187+
reg = <0x5002B000 0x1000>;
188+
interrupts = <42 1>;
189+
label = "CRYTOCELL310";
190+
};
191+
};
177192
};
178193
};
179194

Lines changed: 44 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,44 @@
1+
#
2+
# Copyright (c) 2018, Nordic Semiconductor ASA
3+
#
4+
# SPDX-License-Identifier: Apache-2.0
5+
#
6+
---
7+
title: ARM TrustZone CryptoCell 310
8+
id: arm,cryptocell-310
9+
version: 0.1
10+
11+
description: >
12+
This is a representation of the ARM TrustZone CryptoCell 310
13+
14+
properties:
15+
compatible:
16+
type: string
17+
category: required
18+
description: compatible strings
19+
constraint: "arm,cryptocell-310"
20+
generation: define
21+
22+
reg:
23+
type: int
24+
description: mmio register space
25+
generation: define
26+
category: required
27+
28+
label:
29+
type: string
30+
category: required
31+
description: Human readable string describing the device (used by Zephyr for API name)
32+
generation: define
33+
34+
interrupts:
35+
type: array
36+
category: required
37+
description: required interrupts
38+
generation: define
39+
40+
interrupt-names:
41+
type: stringlist
42+
category: optional
43+
description: readable string describing the interrupts
44+
generation: define
Lines changed: 32 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,32 @@
1+
#
2+
# Copyright (c) 2018, Nordic Semiconductor ASA
3+
#
4+
# SPDX-License-Identifier: Apache-2.0
5+
#
6+
---
7+
title: Nordic Control Interface for ARM TrustZone CryptoCell 310
8+
id: nordic,nrf-cc310
9+
version: 0.1
10+
11+
description: >
12+
This is a representation of the Nordic Control Interface for ARM TrustZone CryptoCell 310
13+
14+
properties:
15+
compatible:
16+
type: string
17+
category: required
18+
description: compatible strings
19+
constraint: "nordic,nrf-cc310"
20+
generation: define
21+
22+
reg:
23+
type: int
24+
description: mmio register space
25+
generation: define
26+
category: required
27+
28+
label:
29+
type: string
30+
category: required
31+
description: Human readable string describing the device (used by Zephyr for API name)
32+
generation: define

soc/arm/nordic_nrf/nrf52/dts.fixup

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -124,6 +124,15 @@
124124
#define CONFIG_WDT_NRF_IRQ NORDIC_NRF_WATCHDOG_40010000_IRQ_WDT
125125
#define CONFIG_WDT_NRF_IRQ_PRI NORDIC_NRF_WATCHDOG_40010000_IRQ_WDT_PRIORITY
126126

127+
#if defined(NORDIC_NRF_CC310_5002A000_BASE_ADDRESS)
128+
#define CONFIG_CC310_CTL_BASE_ADDR NORDIC_NRF_CC310_5002A000_BASE_ADDRESS
129+
#define CONFIG_CC310_CTL_NAME NORDIC_NRF_CC310_5002A000_LABEL
130+
#define CONFIG_CC310_BASE_ADDR ARM_CRYPTOCELL_310_5002B000_BASE_ADDRESS
131+
#define CONFIG_CC310_NAME ARM_CRYPTOCELL_310_5002B000_LABEL
132+
#define CONFIG_CC310_IRQ ARM_CRYPTOCELL_310_5002B000_IRQ_0
133+
#define CONFIG_CC310_IRQ_PRI ARM_CRYPTOCELL_310_5002B000_IRQ_0_PRIORITY
134+
#endif
135+
127136
#define CONFIG_WNCM14A2A_UART_DRV_NAME NORDIC_NRF_UARTE_40028000_WNCM14A2A_BUS_NAME
128137
#define CONFIG_WNCM14A2A_GPIO_MDM_BOOT_MODE_SEL_NAME NORDIC_NRF_UARTE_40028000_WNCM14A2A_MDM_BOOT_MODE_SEL_GPIOS_CONTROLLER
129138
#define CONFIG_WNCM14A2A_GPIO_MDM_BOOT_MODE_SEL_PIN NORDIC_NRF_UARTE_40028000_WNCM14A2A_MDM_BOOT_MODE_SEL_GPIOS_PIN

0 commit comments

Comments
 (0)