Skip to content

Commit 3497971

Browse files
committed
agp/intel: Flush chipset writes after updating a single PTE
After we update one PTE for a page, the caller expects to be able to immediately use that through a GGTT read/write. To comply with the callers expectations we therefore need to flush the chipset buffers before returning. Reported-by: Matti Hämäläinen <[email protected]> Fixes: d6473f5 ("drm/i915: Add support for mapping an object page...") Signed-off-by: Chris Wilson <[email protected]> Cc: Ankitprasad Sharma <[email protected]> Cc: Tvrtko Ursulin <[email protected]> Tested-by: Matti Hämäläinen <[email protected]> Cc: [email protected] Reviewed-by: Mika Kuoppala <[email protected]> Link: http://patchwork.freedesktop.org/patch/msgid/[email protected]
1 parent 600f436 commit 3497971

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

drivers/char/agp/intel-gtt.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -845,6 +845,8 @@ void intel_gtt_insert_page(dma_addr_t addr,
845845
unsigned int flags)
846846
{
847847
intel_private.driver->write_entry(addr, pg, flags);
848+
if (intel_private.driver->chipset_flush)
849+
intel_private.driver->chipset_flush();
848850
}
849851
EXPORT_SYMBOL(intel_gtt_insert_page);
850852

0 commit comments

Comments
 (0)