Skip to content

Pull requests: intel/llvm

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Pull requests list

Update dbg-value-range.ll following MCAsmInfo syntax change.
#18969 opened Jun 13, 2025 by bwyma Loading…
[UR][L0] Remove dead image code for int/unit format type
#18967 opened Jun 12, 2025 by nrspruit Loading…
[libspirv] Route SPIR-V pow* builtins through CLC
#18963 opened Jun 12, 2025 by frasercrmck Loading…
[SYCL][UR][L0 v2] Fix issues with event lifetime
#18962 opened Jun 12, 2025 by igchor Loading…
[libspirv] Don't force fp16/fp64 OpenCL extensions
#18961 opened Jun 12, 2025 by frasercrmck Loading…
[SYCL] Fix 2D slicepitch info
#18960 opened Jun 12, 2025 by hdelan Loading…
[SYCL][UR][L0] Fix urKernelSuggestMaxCooperativeGroupCount
#18958 opened Jun 12, 2025 by igchor Loading…
Fix absence of zeInit in level zero lit e2e tests
#18956 opened Jun 12, 2025 by idubinov Loading…
[Benchmarks] Update benchmarks README.md
#18954 opened Jun 12, 2025 by wlemkows Loading…
[SYCL] Implement loading SYCLBIN into kernel_bundle
#18949 opened Jun 12, 2025 by steffenlarsen Loading…
[SYCL] RTC support for GPU targets
#18918 opened Jun 11, 2025 by jchlanda Loading…
[SYCL] Add LowerSPIRVAddressSpaceCastsPass
#18913 opened Jun 10, 2025 by jzc Loading…
[CI] Run L0 v2 tests on PVC
#18909 opened Jun 10, 2025 by igchor Loading…
ProTip! Updated in the last three days: updated:>2025-06-09.