Skip to content

soc: intel_s1000: linker section size updates #11268

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Closed
sathishkuttan opened this issue Nov 9, 2018 · 0 comments
Closed

soc: intel_s1000: linker section size updates #11268

sathishkuttan opened this issue Nov 9, 2018 · 0 comments
Assignees
@rgundi
Labels
bug The issue is a bug, or the PR is fixing a bug priority: low Low impact/importance bug

Comments

@sathishkuttan
Copy link
Collaborator

Currently, the sizes of text, data and bss sections are define separately (soc/xtensa/intel_s1000/memory.h)
The linker script (soc/xtensa/intel_s1000/linker.ld) uses these definitions for appropriately sizing the corresponding sections.
Depending on the application, the code/data sizes vary and this often results in updating the section size definitions in soc/xtensa/intel_s1000/memory.h
Since all these sections are mapped to the same physical memory block, it would be more flexible for application developers if the individual section limits are removed and there is only one limit defined for the sum of text, data and bss sections.
@rgundi rgundi mentioned this issue Nov 13, 2018
Merged
@nashif nashif added the bug The issue is a bug, or the PR is fixing a bug label Nov 13, 2018
@galak galak added the priority: low Low impact/importance bug label Nov 20, 2018
@nashif nashif removed their assignment Nov 20, 2018
rgundi added a commit to rgundi/zephyr that referenced this issue Nov 21, 2018
@rgundi
linker: intel_s1000: Remove limits on code and data sections
334913a 
All text, data and bss sections are all mapped to the same physical
memory (SRAM). This patch removes the individual section limits
and defines a common limit for the sum of text, data and bss sections.
This would make it more flexible for application developers.

Fixes zephyrproject-rtos#11268.

Signed-off-by: Rajavardhan Gundi <[email protected]>
nashif pushed a commit that referenced this issue Dec 11, 2018
@rgundi @nashif
linker: intel_s1000: Remove limits on code and data sections
4df8ba3 
All text, data and bss sections are all mapped to the same physical
memory (SRAM). This patch removes the individual section limits
and defines a common limit for the sum of text, data and bss sections.
This would make it more flexible for application developers.

Fixes #11268.

Signed-off-by: Rajavardhan Gundi <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@rgundi rgundi

Labels
bug The issue is a bug, or the PR is fixing a bug priority: low Low impact/importance bug
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
4 participants
@nashif @galak @sathishkuttan @rgundi